. The test converter is characterized by placing it within a feedback loop which locks the input voltage to a code-transition level defined by the reference codeword to the digital comparator. Input voltages thus developed are measured automatically at a number of input codewords to determine the converter's transfer characteristics.
For a dynamic test, it is desired to measure changes in these code-transition levels resulting from prior exercise. This process is accomplished by switching the converter's input to a programmable (pulse) level different from the designated transition level and back again, as illustrated in Fig. 2 100-Q load resistor. The follower-with-gain configuration of this amplifier is used to correct for the 2-percent pulse voltage errors which result from the finite (-2-Q) ON resistance of the switch, in series with the 100-Q load resistor. This correction technique is limited by a variability in the ON resistance of -5 percent, so that the remaining error in the corrected pulse voltage is -0.1 percent. The entire pulse circuitry is powered from a ±30-V supply whose common terminal is driven by the output of the operational integrator. The 600 pF of capacitance to ground of this supply causes no stability problems in the integrator since it is in series with the distributed impedance of the power supply transformer windings.
The 100-Q value for load resistor RL was chosen to minimize the settling time while keeping the current and power at manageable levels. Even so, the maximum power to be dissipated in RL is 4 W, and this amount necessitated using four low-temperature coefficient wire-wound resistor cards to dissipate the power without incurring significant errors due to resistance change. The maximum tolerable change in resistance is determined by the input impedance of the test converter to which this resistance is added, and by the maximum allowable uncertainty in the measurement. Taking the maximum allowable uncertainty to be 1/ 16 LSB, the maximum permissible resistance change is given by e = ARL/RL = 2 (n+4)(Rin/100 Q) where n is the converter resolution in bits and Rin is the input impedance. For a maximum load of 1 W/resistor, c gives the maximum tolerable load coefficient, expressed in proportional parts per watt. The worst case design conditions were considered to be N = 16 (for which l LSB = I ppm) and Rin = 5 kQ, giving e = 50 ppm/W. These conditions were met with the low-temperature coefficient wire-wound cards. However, while the power dissipation problem was solved using wire-wound resistors, their use increased the settling time somewhat because of series inductance. This effect was largely overcome by a parallel RC compensating network, as shown in Fig. 5 .
Timing Circuits for M, N, and At
The timing for the test set is orchestrated by the blocks in Fig. 4 labeled "DELAY" and "CONTROL LOGIC." These blocks, upon receiving the test parameters M, N, and At, establish the timing relationships shown in Fig. 3 . Thus inputvoltage steps are always made immediately following the end of a conversion, as indicated by the test converter's "status" line. The delay At then immediately follows before the next conversion is initiated, providing a programmable duration for the input step to settle and the test converter to respond. With the input at the pulse level Vp, the converter makes M conversions, after which the input is switched to return to the transition level V1, at which N conversions are made. The data from the last (Nth) conversion at the transition level are then latched at the digital comparator's input to provide the feedback for controlling the transition voltage. For static tests, a pulse command from the controller inhibits the switch control, so that all M + N conversions are made at the transition level.
The circuits in both the "DELAY" and "CONTROL LOGIC" blocks are implemented with presetable counters. The At counters are driven with a 10-MHz clock so that the delay can be programmed with 100-ns resolution. 
Controls
The ranges of automatic control for the various test parameters are as follows:
MA: N:
At.:
VP:
1-99 conversions 1-9 conversions 0.1 -99.9 jus -10.0 to 9.92 V (8-bit resolution) integral linearity are not critical specifications for this purpose. Consequently, several commercial DVM's are capable of making the required difference measurements with uncertainties no greater than 2-3 ppm, provided that averages of several readings are used to improve the precision.
The most critical elements of the test set itself are the circuits supplying the input signals to the test converter, including the pulse circuit and the operational integrator. Possible error sources in these elements include voltage step settling limitations, finite dynamic output impedance and thermal changes in the integrator, errors in the pulse level, and leakage current in the junction FET switch.
The settling time of the pulse returning to the transition level has been measured at the test converter's input using the second circuit described in [5] . The pulse was found to return to within 2 ppm (of full-scale range) of the transition level in under 2 us following a step change of 20 V. The limiting factor for the settling time is thought to be feedthrough of the gating signal through the 60 pF of FET gate-drain capacitance. Additional observations at the integrator's output during pulse switching revealed that the switching transients have an area of less than 10-9 V s S, and level changes are less than i ppm. Thus the average value (to which the DVM responds) will normally change by no more than 1 ppm. This test checks the effects of both output impedance and thermal changes.
Errors due to switch leakage current are minimized by maintaining adequate gate pinchoff voltage for all test conditions. For this reason, the gate is driven to 30 V below Vt for turn-off, to allow a pinchoff voltage of -10 V under the most extreme condition at which V, = + 10 V, and Vp = -10 V. This design limits the leakage current to less than 10-7 A, producing an error voltage across RL of less than 10 ,uV.
Finally, as was discussed previously, the pulse voltage has a maximum uncertainty of about 0.1 percent. In the tests made to date on specimen converters, there has been no indication that greater pulse level accuracy is required. This seems reasonable, since the pulse serves only to provide exercise, while the critical measurements are made at the well-defined transition levels. If further experiments indicate greater pulse level accuracy would be useful, a reasonable approach would be to establish the pulse level in terms of a second code-transition level, using a second feedback loop whose feedback samples are taken at the pulse level and alternate with those of the first loop. With this implementation, both levels, Vp and V,, would then be precisely defined in terms of code-transition levels.
TEST PROGRAMS AND PROCEDURES
To fully characterize an n-bit A/D converter on a static basis requires 2 -1 measurements, a job which is manageable in a reasonable time only for n S 12. For dynamic testing, the number of measurements required to characterize the response to every possible step change is the square of this number, which is about 17 million for n = 12, and over 4 billion for n = 16. And even if all of these measurements were made, the effects of pairs of steps, taken in succession, would not have been determined; and so on, ad infinitum. Clearly, a highly simplified menu of test conditions is required for dynamic 183 testing. With this in mind, the operating programs for the test set were developed to isolate and measure errors of several generic types thought to be the most common and prominent; others will likely be discovered as experience accrues.
Thus, for example, it was felt that some dynamic errors would have relatively short time constants, i.e., < one conversion period while others, perhaps caused by thermal or dielectric absorption problems, might have substantially longer time constants. These latter effects would likely be dependent on the time spent at a previous level. In addition to the duration and sequence of input steps, errors would also be expected to be dependent on the actual levels of the present and previous steps. The approach used to separate and measure the various error types follows.
Error sources having long and short time constants can be separated by changing N, the number of conversions made at the transition level, from one to two or greater. Errors of short time constant will disappear after the second try (N > 1), while errors of longer time constant will remain. Errors with very long time constants (>1 s) due, for example, to thermal effects in discrete components, will show up as drift in subsequent DVM readings. To detect and separate these errors 1) a static test is first made at the reference transition level with the pulse turned off. Next, to accentuate thermal stress or other integrating effects, 2) the pulse duty cycle is programmed to 90 percent by setting M (the number of conversions made at the pulse level) to nine, and N to one, and a second measurement is made. Another dynamic measurement 3), is then made at the same duty cycle but with M = 18 and N = 2. By subtracting the result of 1) from that of 2), the net dynamic error is obtained. On the other hand, subtracting 1) from 3) will give only those errors having long time constants. Finally, assuming the errors add linearly, subtracting 3) from 2) will remove the long-time constant errors, leaving only those of short-time constant. For these three steps, the time delay At is usually set to a value just long enough to assure that the voltage step has settled within the required error bounds. On the other hand, a fourth measurement, made with M = 9, N = 1, and At increased by one conversion period, has been found to elucidate another important type of error. It might have reasonably been expected that this set of conditions would give the same values as does 3) above, since the time periods are identical. Nevertheless, striking differences can occur. In successive approximation converters these differences apparently result from the internal DAC remaining in the state determined by the last encoding. In case 4), following the return to the transition level, the converter remains idle for one conversion period before making a conversion, while in case 3), a first conversion is made (but ignored) during this interval. By subtracting 3) from 4) then, errors related to the previous digital state are uncovered. This last effect has been found to be very common, existing to a significant degree in almost all converters tested, regardless of resolution.
Two BASIC language programs to implement these tests have been developed thus far; one in which the pulse level is fixed and errors are measured and plotted as a function of the codeword, i.e., transition level, and another in which the codeword is specified, and errors are plotted against pulse level.
For either program, errors are measured at all four test conditions described above for each new codeword or pulse level. Fig. 7(a) and (b) , also referred to in that section, are seen to be the differences between these curves, i.e., (solid Fig. 8(a) and (b) . The test conditions for the three curves of each figure are the same as in the previous examples. In the plot of errors versus pulse level (Fig. 8(b) ), in which the reference codeword has been fixed at midscale, note the threshold characteristic as the pulse level crosses midscale voltage. This behavior suggests a recovery problem in an internal comparator whose input is diode bounded. Note also that, contrary to what might be expected, the errors actually become larger when a longer recovery time is permitted, as is seen in the difference between the solid and dotted curves.
Finally, in Fig. 9 (a) and (b) are plotted the errors of a 12-bit, 4-gus converter. From the figure it can be seen that providing the additional recovery time again has little effect, while permitting a second try at the new level substantially reduces the dynamic errors. Therefore, while similar in appearance to the error plot for the 16-bit converter of Fig. 7(a) , the large error at midscale in this case is due not to a settling time problem, but more likely to an overload recovery problem.
It can be seen from these plots that the test set is capable of measuring dynamic errors with high precision, while at the same time being able to discriminate between various types of errors. With this capability the test set could prove useful in the design of high-resolution converters, as well as in acceptance testing. It is also evident from the data in these plots that dynamic as well as static tests are required to adequately characterize the performance of A/D converters under actual operating conditions.
